

FIG. 1




FIG. 2

210





FIG. 3

212



end\_cond= (FILTER && LDCF) ? (Fdone1 && Cdone1)  
: ((FILTER) ? Fdone1 : Cdone1)




FIG. 4

222




FIG. 5




FIG. 6A




FIG. 6B





FIG. 8 is a block diagram of a digital signal processor (DSP) architecture, showing the internal components and data flow. The architecture is divided into several functional blocks, including a direct input pipeline, a multiplier stage, an accumulation stage, and a generate address block. The data flow is indicated by arrows, showing the progression from input to output. The architecture includes various registers, multipliers, adders, and a memory bank (BANK2WR). The output is labeled HFL\_next wr, and the input is labeled HFL\_INpixe. The architecture is labeled 810, 820, 824, 826, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000.




FIG. 8




FIG. 9




FIG. 10

sent to the multiplier stage

Direct Input Pipeline





FIG. 11

FIG. 12



FIR11

FIG. 12




FIG.13




FIG. 14

